Search results
From MaRDI portal
- Publication Type High speed modular systolic array-based DTCWT with parallel processing architecture for 2D image transformation on FPGA 2017-10-06 Paper...10 bytes (15 words) - 21:08, 27 December 2023
- Publication Type High speed modular systolic array-based DTCWT with parallel processing architecture for 2D image transformation on FPGA 2017-10-06 Paper...10 bytes (13 words) - 21:08, 27 December 2023
- Publication Type High speed modular systolic array-based DTCWT with parallel processing architecture for 2D image transformation on FPGA 2017-10-06 Paper...10 bytes (15 words) - 21:09, 27 December 2023
- high level synthesis of parallel processing array architectures 2000-08-28 Paper Systematic synthesis of parallel architectures for the computation of higher...10 bytes (17 words) - 23:25, 24 September 2023
- Paper Binary Trees and Parallel Scheduling Algorithms 1983-01-01 Paper Parallel Scheduling Algorithms 1983-01-01 Paper Parallel Generation of Postfix and...10 bytes (16 words) - 06:14, 12 December 2023
- de/entity/Q4536214 2002-11-28 Paper Parallel implementation of a class of adaptive signal processing applications 2001-08-09 Paper Parallel algorithms for perceptual...10 bytes (15 words) - 21:52, 11 December 2023
- sampling vs. interitem dependencies in whole report processing: contributions of processing architecture and variable attention. 2002-07-02 Paper The relationship...10 bytes (15 words) - 18:03, 11 December 2023
- the Inseparability of Parallel MIMO Broadcast Channels With Linear Transceivers 2018-07-18 Paper Minimal Transmit Power in Parallel Vector Broadcast Channels...10 bytes (13 words) - 18:49, 6 October 2023
- of Publication Type Fast Parallel Algorithm for Prefix Computation in Multi-Mesh Architecture 2022-07-04 Paper Fast parallel algorithms for binary multiplication...10 bytes (15 words) - 15:38, 12 December 2023
- Systolic Architecture for Modular Multiplication over GF(2 m ) 2008-12-09 Paper Semi-systolic Modular Multiplier over GF(2m) 2008-07-18 Paper Parallel Processing...10 bytes (14 words) - 13:00, 7 October 2023
- from Matlab to process networks realized in FPGA 2003-02-17 Paper A methodology for architecture exploration of heterogeneous signal processing systems 2002-05-30...10 bytes (17 words) - 08:10, 13 December 2023
- generation CUDA computing architecture 2011-11-10 Paper Parallel Processing and Applied Mathematics 2007-09-25 Paper Parallel Processing and Applied Mathematics...10 bytes (13 words) - 10:04, 12 December 2023
- Paper https://portal.mardi4nfdi.de/entity/Q5452290 2008-03-26 Paper Parallel Processing and Applied Mathematics 2007-09-25 Paper A proposal for a heterogeneous...10 bytes (13 words) - 11:28, 28 January 2024
- TRAINING METHOD ON A PARALLEL COMPUTER SYSTEM 2004-10-06 Paper PARALLEL DISTRIBUTED NEURAL NETWORKS FOR CLASSIFICATION 2004-10-06 Paper PARALLEL SYMMETRIC ELIMINATION...10 bytes (15 words) - 07:04, 9 December 2023
- Synchronization-Based Hybrid-Memory Multi-Core Architecture for Energy-Efficient Biomedical Signal Processing 2017-07-27 Paper Robust Scheduling of Task Graphs...10 bytes (13 words) - 06:00, 7 October 2023
- Montgomery exponent architecture based on programmable cellular automata 2009-04-03 Paper Elliptic curve based hardware architecture using cellular automata...10 bytes (14 words) - 01:17, 7 October 2023
- Attacks 2013-10-10 Paper Faster Pairing Coprocessor Architecture 2013-04-04 Paper Core Based Architecture to Speed Up Optimal Ate Pairing on FPGA Platform...10 bytes (15 words) - 07:53, 6 October 2023
- residue number system for complex digital signal processing 1991-01-01 Paper Complex digital signal processing over finite rings 1987-01-01 Paper Residue number...10 bytes (15 words) - 13:19, 24 September 2023
- An in-Cache Computing Architecture for Edge Devices 2020-10-02 Paper A Synchronization-Based Hybrid-Memory Multi-Core Architecture for Energy-Efficient...10 bytes (15 words) - 17:44, 6 October 2023
- Scheduling Parallel Applications on Heterogeneous Distributed Systems 2019-05-16 Paper FlinkCL: An OpenCL-Based In-Memory Computing Architecture on Heterogeneous...10 bytes (15 words) - 10:24, 9 December 2023
