Core Based Architecture to Speed Up Optimal Ate Pairing on FPGA Platform (Q4912493)

From MaRDI portal
Revision as of 02:31, 20 March 2024 by Openalex240319060354 (talk | contribs) (Set OpenAlex properties.)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
scientific article; zbMATH DE number 6150341
Language Label Description Also known as
English
Core Based Architecture to Speed Up Optimal Ate Pairing on FPGA Platform
scientific article; zbMATH DE number 6150341

    Statements

    Core Based Architecture to Speed Up Optimal Ate Pairing on FPGA Platform (English)
    0 references
    0 references
    0 references
    0 references
    4 April 2013
    0 references
    pairing
    0 references
    Barreto-Naehrig (BN) curves
    0 references
    prime fields
    0 references
    field programmable gate array (FPGA)
    0 references
    Karatsuba multiplier
    0 references
    Montgomery multiplication algorithm
    0 references
    pipeline
    0 references
    IP core
    0 references

    Identifiers

    0 references
    0 references
    0 references
    0 references
    0 references
    0 references