Deadline constrained cyclic scheduling on pipelined dedicated processors considering multiprocessor tasks and changeover times (Q947867)

From MaRDI portal
Revision as of 18:04, 28 June 2024 by ReferenceBot (talk | contribs) (‎Changed an Item)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
scientific article
Language Label Description Also known as
English
Deadline constrained cyclic scheduling on pipelined dedicated processors considering multiprocessor tasks and changeover times
scientific article

    Statements

    Deadline constrained cyclic scheduling on pipelined dedicated processors considering multiprocessor tasks and changeover times (English)
    0 references
    0 references
    0 references
    8 October 2008
    0 references
    cyclic scheduling
    0 references
    integer linear programming
    0 references
    high-level synthesis
    0 references
    changeover times
    0 references
    FPGA
    0 references
    0 references
    0 references

    Identifiers