STABILITY AND BIFURCATIONS OF PHASE-LOCKED LOOPS FOR DIGITAL SIGNAL PROCESSORS (Q5702218)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: STABILITY AND BIFURCATIONS OF PHASE-LOCKED LOOPS FOR DIGITAL SIGNAL PROCESSORS |
scientific article; zbMATH DE number 2221353
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | STABILITY AND BIFURCATIONS OF PHASE-LOCKED LOOPS FOR DIGITAL SIGNAL PROCESSORS |
scientific article; zbMATH DE number 2221353 |
Statements
STABILITY AND BIFURCATIONS OF PHASE-LOCKED LOOPS FOR DIGITAL SIGNAL PROCESSORS (English)
0 references
1 November 2005
0 references
Stability
0 references
phase-locked loops
0 references
processor
0 references
clock-skew
0 references
continuous PLL
0 references
discrete PLL
0 references
