On Memory Traffic and Optimisations for Low-order Finite Element Assembly Algorithms on Multi-core CPUs (Q5883712)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: On Memory Traffic and Optimisations for Low-order Finite Element Assembly Algorithms on Multi-core CPUs |
scientific article; zbMATH DE number 7666976
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | On Memory Traffic and Optimisations for Low-order Finite Element Assembly Algorithms on Multi-core CPUs |
scientific article; zbMATH DE number 7666976 |
Statements
On Memory Traffic and Optimisations for Low-order Finite Element Assembly Algorithms on Multi-core CPUs (English)
0 references
22 March 2023
0 references
finite element methods
0 references
assembly
0 references
multi-core
0 references
Intel Xeon
0 references
AMD Epyc
0 references
Cavium TX2
0 references
0 references
0 references
0 references
0 references
0 references
0 references
