Formal verification of parallel prefix sum and stream compaction algorithms in CUDA (Q2120963)

From MaRDI portal
Revision as of 03:20, 17 December 2024 by Import241208061232 (talk | contribs) (Normalize DOI.)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
scientific article
Language Label Description Also known as
English
Formal verification of parallel prefix sum and stream compaction algorithms in CUDA
scientific article

    Statements

    title
    Formal verification of parallel prefix sum and stream compaction algorithms in CUDA (English)
    0 references
    author
    Mohsen Safari
    0 references
    Marieke Huisman
    0 references
    publication date
    1 April 2022
    0 references
    zbMATH Keywords
    GPU verification
    0 references
    CUDA
    0 references
    deductive verification
    0 references
    separation logic
    0 references
    prefix sum
    0 references
    stream compaction
    0 references
    describes a project that uses
    z3
    0 references
    Smallfoot
    0 references
    VerCors
    0 references
    GPUVerify
    0 references
    Viper
    0 references
    GRace
    0 references
    Oclgrind
    0 references
    GKLEE
    0 references
    CUDA
    0 references
    VeriFast
    0 references

    Identifiers

    Mathematics Subject Classification ID
    68N30
    0 references
    03B70
    0 references
    68Q60
    0 references
    68W10
    0 references
    zbMATH DE Number
    7501976
    0 references
    OpenAlex ID
    W4214815337
    0 references
     
    Retrieved from "https://portal.mardi4nfdi.de/w/index.php?title=Item:Q2120963&oldid=38890069"
    Powered by MediaWiki