Optimization of manufacturing of emitter-coupled logic to decrease surface of chip (Q5249436)

From MaRDI portal
Revision as of 13:55, 20 November 2023 by Importer (talk | contribs) (‎Created a new Item)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
scientific article; zbMATH DE number 6433247
Language Label Description Also known as
English
Optimization of manufacturing of emitter-coupled logic to decrease surface of chip
scientific article; zbMATH DE number 6433247

    Statements

    Optimization of manufacturing of emitter-coupled logic to decrease surface of chip (English)
    0 references
    0 references
    0 references
    6 May 2015
    0 references
    emitter-coupled logic
    0 references
    decreasing surface of chip
    0 references
    optimization of technological process
    0 references

    Identifiers