A CMOS Delta-Sigma PLL Transmitter with Efficient Modulation Bandwidth Calibration

DOI10.1109/TCSI.2015.2441965MaRDI QIDQ5007901zbMATH OpenOpenAlexFDO

Authors Mo Huang, Dihu Chen, Jianping Guo, Hui Ye, Ken Xu, Xiaofeng Liang, Yan Lu

Publication date 26 August 2021

Published in IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/tcsi.2015.2441965

Mathematics Subject Classification ID

Modulation and demodulation in information and communication theory (94A14)

Cited in

(1)

• Delta-Sigma FDC Based Fractional-N PLLs

This page was built for publication: A CMOS Delta-Sigma PLL Transmitter with Efficient Modulation Bandwidth Calibration

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5007901)