A Pattern Generation Technique for Maximizing Switching Supply Currents Considering Gate Delays

DOI10.1109/TC.2011.128MaRDI QIDQ5274677zbMATH OpenFDO

Authors Kunal P. Ganeshpure, Alodeep Sanyal, Sandip Kundu

Publication date 12 July 2017

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/TC.2011.128

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20)

This page was built for publication: A Pattern Generation Technique for Maximizing Switching Supply Currents Considering Gate Delays

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5274677)