A framework for run-time reconfigurable systems

DOI10.1023/A:1013627403946MaRDI QIDQ5960448zbMATH OpenFDO

Authors Michael Eisenring, Marco Platzner

Publication date 7 April 2002

Published in The Journal of Supercomputing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1023/A:1013627403946

zbMATH Keywords

multi-FPGA systemsrun-time reconfigurable systems

Mathematics Subject Classification ID

Computer system organization (68M99) Computing methodologies and applications (68U99)

Recommendations

• Development of a run-time reconfiguration system with low reconfiguration overhead
• Designing run-time reconfigurable systems with JHDL
• Introduction to reconfigurable computing. Architectures, algorithms and applications. Foreword by Reiner Hartenstein.
• Dynamically reconfigurable systems. Architectures, design methods and applications
• scientific article; zbMATH DE number 1941121

Cited in

(11)

• Processor-efficient sparse matrix-vector multiplication
• Modelling adaptive systems in ForSyDe
• scientific article; zbMATH DE number 1941097 (Why is no real title available?)
• scientific article; zbMATH DE number 1941120 (Why is no real title available?)
• scientific article; zbMATH DE number 2058587 (Why is no real title available?)
• scientific article; zbMATH DE number 2079661 (Why is no real title available?)
• scientific article; zbMATH DE number 1751890 (Why is no real title available?)
• R2: Incremental Reprogramming Using Relocatable Code in Networked Embedded Systems
• Designing run-time reconfigurable systems with JHDL
• Development of a run-time reconfiguration system with low reconfiguration overhead
• Building a virtual framework for networked reconfigurable hardware and software objects

This page was built for publication: A framework for run-time reconfigurable systems

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5960448)