A network of microprocessors to execute reduction languages, part II

DOI10.1007/BF00995498MaRDI QIDQ3863054zbMATH OpenOpenAlexFDO

Authors Gyula A. Mago

Publication date 1979

Published in International Journal of Computer & Information Sciences (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/bf00995498

zbMATH Keywords

architecturecellular processorfunctional programming languagesnetwork of microprocessorsparallel processingreduction languages

Mathematics Subject Classification ID

Theory of operating systems (68N25)

Cited in

(4)

• A bibliography on parallel inference machines
• A theory for nondeterminism, parallelism, communication, and concurrency
• A syntactic theory of sequential control
• A framework for solving VLSI graph layout problems

This page was built for publication: A network of microprocessors to execute reduction languages, part II

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3863054)