A new modeling technique for mixed-mode simulation of CMOS circuits

DOI10.1016/S0167-9260(97)00006-0MaRDI QIDQ4397094zbMATH OpenFDO

Authors Ganesh Samudra, Teng Kiat Lee

Publication date 30 June 1998

Published in Integration (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1016/S0167-9260(97)00006-0

zbMATH Keywords

CMOS circuitselectrical logic simultionmixed mode simulationMOS conductance modelMOS device conductancesimulationVLSI design

Mathematics Subject Classification ID

Computer system organization (68M99)

Recommendations

• scientific article; zbMATH DE number 681022
• scientific article; zbMATH DE number 778229
• Analysis and simulation of mixed-technology VLSI systems
• Modelling and simulating charge sensitive mos circuits

Cited in

(4)

• Modelling and simulating charge sensitive mos circuits
• scientific article; zbMATH DE number 2158973 (Why is no real title available?)
• Efficient output waveform evaluation of a CMOS inverter based on short-circuit current prediction
• scientific article; zbMATH DE number 778229 (Why is no real title available?)

This page was built for publication: A new modeling technique for mixed-mode simulation of CMOS circuits

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4397094)