A programmable parallel VLSI architecture for 2-D discrete wavelet transform
From MaRDI portal
Recommendations
- VLSI architectures of the 1-D and 2-D discrete wavelet transforms for JPEG 2000
- scientific article; zbMATH DE number 1442018
- VLSI architectures for the discrete wavelet transform
- An efficient VLSI architecture for the computation of 1-D discrete wavelet transform
- VLSI design of 1-D DWT architecture with parallel filters
Cited in
(10)- Novel JPEG 2000 compliant DWT and IWT VLSI implementations
- A novel FPGA architecture of a 2-D wavelet transform
- Design and performance of a pixel-level pipelined-parallel architecture for high speed wavelet-based image compression
- Translation-invariant two-dimensional discrete wavelet transform on graphics processing units
- scientific article; zbMATH DE number 1941126 (Why is no real title available?)
- VLSI design of 1-D DWT architecture with parallel filters
- Memory Efficient Modular VLSI Architecture for Highthroughput and Low-Latency Implementation of Multilevel Lifting 2-D DWT
- scientific article; zbMATH DE number 1880856 (Why is no real title available?)
- VLSI architectures for the discrete wavelet transform
- High speed modular systolic array-based DTCWT with parallel processing architecture for 2d image transformation on FPGA
This page was built for publication: A programmable parallel VLSI architecture for 2-D discrete wavelet transform
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5947742)
