A purely map procedure for two-level multiple-output logic minimization

DOI10.1080/00207160601140737MaRDI QIDQ3438797zbMATH OpenOpenAlexFDO

Authors Ali Muhammad Ali Rushdi, Omar Mohammed Ba-Rukab

Publication date 29 May 2007

Published in International Journal of Computer Mathematics (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1080/00207160601140737

zbMATH Keywords

dualityHasse diagramKarnaugh mapmultiple-output minimizationpurely map procedure

Mathematics Subject Classification ID

Recommendations

• Two-Level Multiple-Output Logic Minimization Using A Single Function
• Two-level logic minimization: an overview
• scientific article; zbMATH DE number 1822244
• scientific article; zbMATH DE number 910866
• scientific article; zbMATH DE number 3693167

Cites work

• scientific article; zbMATH DE number 3880596 (Why is no real title available?)
• scientific article; zbMATH DE number 3902554 (Why is no real title available?)
• scientific article; zbMATH DE number 3743175 (Why is no real title available?)
• scientific article; zbMATH DE number 1963548 (Why is no real title available?)
• MINI: A Heuristic Approach for Logic Minimization
• Two-Level Multiple-Output Logic Minimization Using A Single Function
• Using variable-entered karnaugh maps to solve boolean equations

Cited in

(1)

• Two-Level Multiple-Output Logic Minimization Using A Single Function

This page was built for publication: A purely map procedure for two-level multiple-output logic minimization

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3438797)