A technique using PUFs for protecting circuit layout designs against reverse engineering

DOI10.1007/978-3-319-09843-2_13MaRDI QIDQ5253636zbMATH OpenOpenAlexFDO

Authors Dai Yamamoto, Masahiko Takenaka, K. Sakiyama, Naoya Torii

Publication date 27 May 2015

Published in Advances in Information and Computer Security (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-319-09843-2_13

zbMATH Keywords

hot carrier injectionintellectual property protectionphysically unclonable functionreverse engineeringsense amplifier

Mathematics Subject Classification ID

Cryptography (94A60)

Recommendations

• Attacking PUF-based pattern matching key generators via helper data manipulation
• Protecting ring oscillator physical unclonable functions against modeling attacks
• A framework to enhance security of physically unclonable functions using chaotic circuits
• Identities for embedded systems enabled by physical unclonable functions
• A trusted host's authentication access and control model faced on user action

Cited in

(2)

• A partition-based IP protection algorithm for analog circuits
• Recyclable PUFs: Logically Reconfigurable PUFs

This page was built for publication: A technique using PUFs for protecting circuit layout designs against reverse engineering

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5253636)