An Accelerated MJPEG 2000 Encoder Using Compute Unified Device Architecture

DOI10.1007/978-3-642-14825-5_4MaRDI QIDQ3058893zbMATH OpenOpenAlexFDO

Authors Datla Sanketh, Rajdeep Niyogi

Publication date 7 December 2010

Published in Communications in Computer and Information Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-642-14825-5_4

zbMATH Keywords

compute unified device architecture (CUDA)graphics processing unit (GPU)motion JPEG 2000parallelizationperformance

Mathematics Subject Classification ID

Reliability, testing and fault tolerance of networks and computer systems (68M15) Computer system organization (68M99) Computing methodologies for image processing (68U10)

Recommendations

• Fast MPEG-CDVS Encoder With GPU-CPU Hybrid Computing
• Memory Efficient JPEG 2000 Architecture With Stripe Pipeline Scheduling
• scientific article; zbMATH DE number 1941103

Cited in

(3)

• Implementation of the fast algorithm for geometrical coding of digital images with the use of CUDA architecture
• Implementation of random linear network coding using nvidia's CUDA toolkit
• Recognition of circular patterns on GPUs: performance analysis and contributions

Describes a project that uses

Uses Software

• CUDA
• MEX-file
• JasPer

This page was built for publication: An Accelerated MJPEG 2000 Encoder Using Compute Unified Device Architecture

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3058893)