An Approach to Gate Assignment and Module Placement for Printed Wiring Boards

DOI10.1109/TC.1980.1675649MaRDI QIDQ3880768zbMATH OpenFDO

Authors Ikuo Nishioka, Takuji Kurimoto, Seiji Yamamoto, Toru Chiba, Isao Shirakawa, Hiroshi Ozaki

Publication date 1980

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/TC.1980.1675649

zbMATH Keywords

gate assignmentgroupinglayoutplacementprinted wiring boards

Mathematics Subject Classification ID

Recommendations

• Reliability and wirability optimizations for module placement on a convectively cooled printed wiring board
• A forced directed component placement procedure for printed circuit boards
• One-layer routing without component constraints
• Optimal Placement for River Routing
• An algorithm for the via assignment problem in multilayer backboard wiring

Cited in

(1)

• Reliability and wirability optimizations for module placement on a convectively cooled printed wiring board

This page was built for publication: An Approach to Gate Assignment and Module Placement for Printed Wiring Boards

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3880768)