An Energy-Efficient Last-Level Cache Architecture for Process Variation-Tolerant 3D Microprocessors

DOI10.1109/TC.2014.2378291MaRDI QIDQ2982090zbMATH OpenFDO

Authors Joonho Kong, Farinaz Koushanfar, Sung Woo Chung

Publication date 16 May 2017

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/TC.2014.2378291

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07)

This page was built for publication: An Energy-Efficient Last-Level Cache Architecture for Process Variation-Tolerant 3D Microprocessors

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2982090)