An analysis of charge-pump phase-locked loops

DOI10.1109/TCSI.2005.852934MaRDI QIDQ4590412zbMATH OpenFDO

Authors Zuoding Wang

Publication date 20 November 2017

Published in IEEE Transactions on Circuits and Systems I: Regular Papers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/TCSI.2005.852934

Mathematics Subject Classification ID

Cited in

(4)

• Event Driven Modeling and Characterization of the Second Order Voltage Switched Charge Pump PLL
• Random Pulsewidth Matching Frequency Synthesizer With Sub-Sampling Charge Pump
• Analysis of the PLL Jitter Due to Power/Ground and Substrate Noise
• Comparison of various threshold modulation techniques used in pulse stuffing synchronizers

This page was built for publication: An analysis of charge-pump phase-locked loops

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4590412)