Analysis and optimization of a novel biasing for constant-gain CMOS open-loop amplifiers

DOI10.1002/CTA.150MaRDI QIDQ2764552zbMATH OpenOpenAlexFDO

Authors Giovanni Palmisano, R. Salerno

Publication date 11 September 2002

Published in International Journal of Circuit Theory and Applications (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1002/cta.150

zbMATH Keywords

CMOS amplifiersopen-loopreplica biasing circuit

Mathematics Subject Classification ID

Modulation and demodulation in information and communication theory (94A14) Analytic circuit theory (94C05)

Recommendations

• Three-Stage Dynamic-Biased CMOS Amplifier With a Robust Optimization of the Settling Time
• On the Noise Optimization of CMOS Common-Source Low-Noise Amplifiers
• scientific article; zbMATH DE number 7385584
• DC gain analysis of scaled CMOS op amp in sub-100 nm technology nodes: A research based on channel length modulation effect
• A Low-Power Variable-Gain Amplifier With Improved Linearity: Analysis and Design
• Noise analysis and optimization of programmable gain amplifier with DC offset cancelation
• Analysis and design of common‐gate low‐noise amplifier for wideband applications

Cited in

(11)

• A new dynamic latch offset measurement technique for offset cancellation
• Novel bulk-driven fully-balanced transconductance amplifier
• Differential amplifier with improved gain-accuracy and linearity
• A practical near constant bandwidth amplifier
• Noise analysis and optimization of programmable gain amplifier with DC offset cancelation
• Analysis and design of common‐gate low‐noise amplifier for wideband applications
• Analysis, modelling and optimization of a gain boosted telescopic amplifier
• New circuit model of small-signal amplifiers with Darlington pairs under Sziklai pair topology
• DC gain analysis of scaled CMOS op amp in sub-100 nm technology nodes: A research based on channel length modulation effect
• A Love Affair Between Bias Amplifiers and Broken Noise Sources
• Low-voltage MOS translinear analog signal processing

This page was built for publication: Analysis and optimization of a novel biasing for constant-gain CMOS open-loop amplifiers

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2764552)