Analysis of asynchronous logic circuits

DOI10.1007/BF01069055MaRDI QIDQ3932743zbMATH OpenFDO

Authors A. N. Chebotarev

Publication date 1980

Published in Cybernetics (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/BF01069055

Mathematics Subject Classification ID

Formal languages and automata (68Q45)

Cites work

• Application of Ternary Algebra to the Study of Static Hazards
• Hazard Detection in Combinational and Sequential Switching Circuits
• scientific article; zbMATH DE number 3266653 (Why is no real title available?)
• scientific article; zbMATH DE number 3273524 (Why is no real title available?)
• scientific article; zbMATH DE number 3383885 (Why is no real title available?)

Cited in

(2)

• Hazard analysis in asynchronous logic circuits
• Hazard analysis in asynchronous logic circuits

This page was built for publication: Analysis of asynchronous logic circuits

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3932743)