Chaitali Chakrabarti

From MaRDI portal



List of research outcomes

This list is not complete and representing at the moment only items from zbMATH Open and arXiv. We are working on additional sources - please check back here soon!

PublicationDate of PublicationType
Multidimensional DFT IP Generator for FPGA Platforms
IEEE Transactions on Circuits and Systems I: Regular Papers
2021-08-26Paper
Configurable-ECC: Architecting a Flexible ECC Scheme to Support Different Sized Accesses in High Bandwidth Memory Systems
IEEE Transactions on Computers
2019-08-13Paper
Systolic architectures for the computation of the discrete Hartley and the discrete cosine transforms based on prime factor decomposition
IEEE Transactions on Computers
2018-09-14Paper
Efficient Bayesian Tracking of Multiple Sources of Neural Activity: Algorithms and Real-Time FPGA Implementation
IEEE Transactions on Signal Processing
2018-08-22Paper
Architecture-Aware LDPC Code Design for Multiprocessor Software Defined Radio Systems
IEEE Transactions on Signal Processing
2018-07-09Paper
A Distributed Canny Edge Detector: Algorithm and FPGA Implementation
IEEE Transactions on Image Processing
2017-11-20Paper
An Approach for Adaptively Approximating the Viterbi Algorithm to Reduce Power Consumption While Decoding Convolutional Codes
IEEE Transactions on Signal Processing
2017-09-20Paper
An Automated Framework for Accelerating Numerical Algorithms on Reconfigurable Platforms Using Algorithmic/Architectural Optimization
IEEE Transactions on Computers
2017-08-08Paper
Using Low Cost Erasure and Error Correction Schemes to Improve Reliability of Commodity DRAM Systems
IEEE Transactions on Computers
2017-05-16Paper
A coprocessor architecture for fast protein structure prediction
Pattern Recognition
2006-11-15Paper
A survey on lifting-based discrete wavelet transform architectures
Journal of VLSI signal processing systems for signal, image and video technology
2006-10-25Paper
Memory design and exploration for low power, embedded systems
Journal of VLSI signal processing systems for signal, image and video technology
2002-05-30Paper
A new architecture for the Viterbi decoder for code rate \(k/n\)
IEEE Transactions on Communications
2002-02-01Paper
Comments on "Highly modular systolic structures for denominator-separable 2-D recursive filters" [with reply]
IEEE Transactions on Signal Processing
1993-08-16Paper


Research outcomes over time


This page was built for person: Chaitali Chakrabarti