Code transformations for TLB power reduction

DOI10.1007/S10766-009-0123-8MaRDI QIDQ987738zbMATH OpenOpenAlexFDO

Authors Reiley Jeyapaul, Aviral Shrivastava

Publication date 13 August 2010

Published in International Journal of Parallel Programming (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/s10766-009-0123-8

zbMATH Keywords

code transformationinstruction schedulingcode placementcompiler techniqueD-TLB powerI-TLB powerTLB power

Mathematics Subject Classification ID

Theory of compilers and interpreters (68N20) Theory of software (68N99)

Recommendations

• Euro-Par 2004 Parallel Processing
• Dynamic tag reduction for low-power caches in embedded systems with virtual memory
• scientific article; zbMATH DE number 1762859
• Precise data locality optimization of nested loops
• Dynamic Tag-Check Omission: A Low Power Instruction Cache Architecture Exploiting Execution Footprints

Cites work

• Euro-Par 2004 Parallel Processing

Cited in

(2)

• Euro-Par 2004 Parallel Processing
• scientific article; zbMATH DE number 2080890 (Why is no real title available?)

Describes a project that uses

Uses Software

• MiBench

This page was built for publication: Code transformations for TLB power reduction

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q987738)