Coding Techniques for Failure- Tolerant Counters

DOI10.1109/T-C.1970.222829MaRDI QIDQ5625057zbMATH OpenOpenAlexFDO

Authors A. C. L. Chiang, I. S. Reed

Publication date 1970

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/t-c.1970.222829

Mathematics Subject Classification ID

Linear codes (general theory) (94B05) Cyclic codes (94B15)

Recommendations

• A parity-check spectral R-code
• Publication:4864965
• Recurrent Codes: Easily Mechanized, Burst-Correcting, Binary Codes
• Parity Check Codes for Logic Processors
• Coding approaches to fault tolerance in combinational and dynamic systems

Cited in

(5)

• A parity-check spectral R-code
• DCCP partial reliability extension with sequence number compensation
• Fault tolerant arithmetic unit using duplication and residue codes
• Soft Error Tolerant Count Min Sketches
• Periodic and non-concurrent error detection and identification in one-hot encoded FSMs

This page was built for publication: Coding Techniques for Failure- Tolerant Counters

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5625057)