Concurrent Error Detection in ALU's by Recomputing with Shifted Operands

DOI10.1109/TC.1982.1676055MaRDI QIDQ3944510zbMATH OpenFDO

Authors J. H. Patel, Leona Y. Fung

Publication date 1982

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/TC.1982.1676055

zbMATH Keywords

bit-sliced ALUfault detectiontime redundancyVLSI circuits

Mathematics Subject Classification ID

Recommendations

• Time Redundant Fault-Location in Bit-Sliced ALU's
• scientific article; zbMATH DE number 148332
• Approach for implementing fault tolerant systolic arrays
• An efficient algorithm-based concurrent error detection for FFT networks
• Algorithm-Based Fault Tolerance for Matrix Operations

Cited in

(1)

• Time Redundant Fault-Location in Bit-Sliced ALU's

This page was built for publication: Concurrent Error Detection in ALU's by Recomputing with Shifted Operands

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3944510)