Configuring of algorithms in mapping into hardware

DOI10.1023/A:1013679420784MaRDI QIDQ5960449zbMATH OpenOpenAlexFDO

Authors Toomas P. Plaks

Publication date 7 April 2002

Published in The Journal of Supercomputing (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1023/a:1013679420784

zbMATH Keywords

high-performance embedded processorsIso-plane method

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Computer system organization (68M99)

Recommendations

• Automatic synthesis of FPGA processor arrays from loop algorithms
• Design of processor arrays for reconfigurable architectures
• scientific article; zbMATH DE number 1314572
• New conception and algorithm of allocation mapping for processor arrays implemented into multi-context FPGA devices
• Processor array synthesis from shift-variant deep nested Do loops

Cited in

(6)

• Processor array synthesis from shift-variant deep nested Do loops
• Automatic synthesis of FPGA processor arrays from loop algorithms
• Improving software performance with configurable logic
• New conception and algorithm of allocation mapping for processor arrays implemented into multi-context FPGA devices
• scientific article; zbMATH DE number 1941152 (Why is no real title available?)
• scientific article; zbMATH DE number 1844678 (Why is no real title available?)

This page was built for publication: Configuring of algorithms in mapping into hardware

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5960449)