Cryptographic Side-Channels from Low-Power Cache Memory
From MaRDI portal
Recommendations
- Exploiting the physical disparity: side-channel attacks on memory encryption
- Architecting against Software Cache-Based Side-Channel Attacks
- Cache Based Power Analysis Attacks on AES
- Evaluating the cache side channel attacks against ECDSA
- Practical improvements of profiled side-channel attacks on a hardware crypto-accelerator
- Fast and memory-efficient key recovery in side-channel attacks
- Attacking embedded ECC implementations through CMOV side channels
Cites work
- scientific article; zbMATH DE number 1979273 (Why is no real title available?)
- scientific article; zbMATH DE number 1504807 (Why is no real title available?)
- scientific article; zbMATH DE number 1418307 (Why is no real title available?)
- Cache Based Remote Timing Attack on the AES
- Computer architecture. A quantitative approach. With CD-ROM
- Modular Multiplication Without Trial Division
- New Branch Prediction Vulnerabilities in OpenSSL and Necessary Software Countermeasures
- Predicting Secret Keys Via Branch Prediction
- Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems
- Topics in Cryptology – CT-RSA 2006
Cited in
(3)
This page was built for publication: Cryptographic Side-Channels from Low-Power Cache Memory
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5447515)