Design and Implementation of Speech Recognition System Based on Field Programmable Gate Array
From MaRDI portal
Recommendations
Cited in
(5)- Hierarchical matched filter based on FPGA for mobile systems
- Designing the feature vectors: implementation of speech recognition algorithms using parallel computing capabilities
- scientific article; zbMATH DE number 1941072 (Why is no real title available?)
- scientific article; zbMATH DE number 1844635 (Why is no real title available?)
- Chip design of MFCC extraction for speech recognition
This page was built for publication: Design and Implementation of Speech Recognition System Based on Field Programmable Gate Array
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3161213)