Design and efficient hardware implementation schemes for non-quasi-cyclic LDPC codes

DOI10.1109/TST.2017.7830899MaRDI QIDQ3132739zbMATH OpenFDO

Authors Baihong Lin, Yukui Pei, Liuguo Yin, Jianhua Lu

Publication date 29 January 2018

Published in Tsinghua Science and Technology (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/TST.2017.7830899

zbMATH Keywords

decoder designhardware utilization efficiencylow-density parity-check codesmodified overlapped message passing algorithm

Mathematics Subject Classification ID

Decoding (94B35)

Recommendations

• An FPGA implementation of \((3,6)\)-regular low-density parity-check code decoder
• scientific article; zbMATH DE number 6831541
• High-throughput architectures for circular block-type low-density parity-check codes
• A novel design methodology for high-performance programmable decoder cores for AA-LDPC codes
• Quasi-Cyclic LDPC Codes for Fast Encoding

Cited in

(3)

• A novel design methodology for high-performance programmable decoder cores for AA-LDPC codes
• scientific article; zbMATH DE number 6831541 (Why is no real title available?)
• High-throughput architectures for circular block-type low-density parity-check codes

This page was built for publication: Design and efficient hardware implementation schemes for non-quasi-cyclic LDPC codes

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3132739)