Design and fabrication of a microprocessor using adiabatic CMOS and Bennett clocking

DOI10.1007/978-3-319-20860-2_11MaRDI QIDQ2822510zbMATH OpenOpenAlexFDO

Authors Ismo K. Hänninen, César O. Campos-Aguillón, Rene Celis-Cordova, Gregory L. Snider

Publication date 30 September 2016

Published in Reversible Computation (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-319-20860-2_11

zbMATH Keywords

adiabatic CMOSBennett clockingreversible microprocessor

Mathematics Subject Classification ID

Mathematical problems of computer architecture (68M07) Networks and circuits as models of computation; circuit complexity (68Q06)

Recommendations

• Adiabatic logic. Future trend and system level perspective
• Adiabatic implementation of reversible logic circuits in CMOS technology
• The combinational and sequential adiabatic circuit design and its applications
• Towards a design flow for reversible logic
• A reversible carry-look-ahead adder using control gates

Cites work

• Irreversibility and Heat Generation in the Computing Process

Cited in

(1)

• A single clocked adiabatic static logic -- a proposal for digital low power applications

This page was built for publication: Design and fabrication of a microprocessor using adiabatic CMOS and Bennett clocking

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q2822510)