EVC
From MaRDI portal
Cited in
(9)- tts
- Effective use of Boolean satisfiability procedures in the formal verification of superscalar and VLIW microprocessors.
- Building small equality graphs for deciding equality logic with uninterpreted functions
- Velev SAT Benchmarks
- scientific article; zbMATH DE number 1701763 (Why is no real title available?)
- Model Checking for a First-Order Temporal Logic Using Multiway Decision Graphs (MDGs)
- Automatic abstraction of equations in a logic of equality
- Theorem Proving in Higher Order Logics
- Producing and verifying extremely large propositional refutations
This page was built for software: EVC
