Exploiting Parallelism in Hardware Implementation of the DES

DOI10.1007/3-540-46766-1_30MaRDI QIDQ4035732zbMATH OpenOpenAlexFDO

Authors Albert G. Broscius, J. M. Smith

Publication date 18 May 1993

Published in Advances in Cryptology — CRYPTO ’91 (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/3-540-46766-1_30

zbMATH Keywords

algorithm kernelData Encryption Standarddirect memory accesshost processorpipeline approach

Mathematics Subject Classification ID

Modes of computation (nondeterministic, parallel, interactive, probabilistic, etc.) (68Q10) Cryptography (94A60)

Recommendations

• A fast new DES implementation in software
• An LSI digital encryption processor (DEP)
• scientific article; zbMATH DE number 1304122
• scientific article; zbMATH DE number 1612505
• scientific article; zbMATH DE number 1878341

Cited in

(7)

• An LSI digital encryption processor (DEP)
• Parallel implementations of LEA
• scientific article; zbMATH DE number 1024498 (Why is no real title available?)
• scientific article; zbMATH DE number 1979311 (Why is no real title available?)
• scientific article; zbMATH DE number 1759289 (Why is no real title available?)
• A fast new DES implementation in software
• Computational Science - ICCS 2004

This page was built for publication: Exploiting Parallelism in Hardware Implementation of the DES

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4035732)