Exploiting deterministic TPG for path delay testing

DOI10.1007/BF02950411MaRDI QIDQ1587342zbMATH OpenOpenAlexFDO

Authors Paul Y. S. Cheung, Xiaowei Li

Publication date 20 November 2000

Published in Journal of Computer Science and Technology (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/bf02950411

zbMATH Keywords

linear feedback shift registerpath delay faultstest pattern generator

Mathematics Subject Classification ID

Pattern recognition, speech recognition (68T10)

Recommendations

• BIST test pattern generators for two-pattern testing-theory and design algorithms
• scientific article; zbMATH DE number 1941114
• Test generation for path delay faults using binary decision diagrams
• On the number of tests to detect all path delay faults in combinational logic circuits
• Constructing a sequence detecting robustly testable path delay faults in sequential circuits

Cites work

• BIST test pattern generators for two-pattern testing-theory and design algorithms

Cited in

(3)

• scientific article; zbMATH DE number 1941114 (Why is no real title available?)
• BIST test pattern generators for two-pattern testing-theory and design algorithms
• A loop-based apparatus for at-speed self-testing

This page was built for publication: Exploiting deterministic TPG for path delay testing

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1587342)