FPGA implementation of 1-D discrete wavelet transform
From MaRDI portal
Recommendations
- A distributed arithmetic and polyphase decomposition FPGA implementation of the discrete wavelet transform
- FPGA-implementation of discrete wavelet transform with application to signal denoising
- scientific article; zbMATH DE number 2084563
- scientific article; zbMATH DE number 1844682
- A novel FPGA architecture of a 2-D wavelet transform
Cited in
(10)- Rapid prototyping of field programmable gate array-based discrete cosine transform approximations
- VHDL implementation of the fast wavelet transform
- scientific article; zbMATH DE number 1941073 (Why is no real title available?)
- scientific article; zbMATH DE number 1941102 (Why is no real title available?)
- scientific article; zbMATH DE number 1941126 (Why is no real title available?)
- scientific article; zbMATH DE number 2084563 (Why is no real title available?)
- FPGA-implementation of discrete wavelet transform with application to signal denoising
- scientific article; zbMATH DE number 1844682 (Why is no real title available?)
- A distributed arithmetic and polyphase decomposition FPGA implementation of the discrete wavelet transform
- FPGA-based lifting wavelet processor for real-time signal detection
This page was built for publication: FPGA implementation of 1-D discrete wavelet transform
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3438011)