FRGA Matching Algorithm in High-Speed Packet Switches

DOI10.1007/978-3-540-89985-3_95MaRDI QIDQ3628598zbMATH OpenOpenAlexFDO

Authors Mohammad Javad Rostami, Ali Asghar Khodaparast

Publication date 20 May 2009

Published in Communications in Computer and Information Science (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-540-89985-3_95

zbMATH Keywords

convergencematchingpacket switchscheduling

Mathematics Subject Classification ID

Performance evaluation, queueing, and scheduling in the context of computer systems (68M20) Nonnumerical algorithms (68W05)

Recommendations

• Frame-Based Packet-Mode Scheduling for Input-Queued Switches
• Fast ping-pong arbitration for input-output queued packet switches
• Packet mode and QoS algorithms for buffered crossbar switches with FIFO queuing
• Packet mode and QoS algorithms for buffered crossbar switches with FIFO queuing
• On iterative solutions for performance of high-speed switching networks
• scientific article; zbMATH DE number 1717252
• Modelling the frame-relay switch network

This page was built for publication: FRGA Matching Algorithm in High-Speed Packet Switches

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3628598)