Folding BIKE: Scalable Hardware Implementation for Reconfigurable Devices
From MaRDI portal
Cited in
(5)- A holistic approach towards side-channel secure fixed-weight polynomial sampling
- Towards automating cryptographic hardware implementations: a case study of HQC
- Roadmap of post-quantum cryptography standardization: side-channel attacks and countermeasures
- Efficiently masking polynomial inversion at arbitrary order
- Benchmarking and analysing the NIST PQC lattice-based signature schemes standards on the ARM cortex M7
This page was built for publication: Folding BIKE: Scalable Hardware Implementation for Reconfigurable Devices
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q5095082)