Full simulation coverage for SystemC transaction-level models of systems-on-a-chip
From MaRDI portal
Recommendations
- Transaction-level system modeling
- A framework for the functional verification of SystemC models
- scientific article; zbMATH DE number 5046457
- A cycle-accurate transaction level SystemC model for a serial communication bus
- Facilitating the design of fault tolerance in transaction level SystemC programs
Cites work
- Defining conditional independence using collapses
- Dynamic partial-order reduction for model checking software
- Full simulation coverage for SystemC transaction-level models of systems-on-a-chip
- scientific article; zbMATH DE number 1361116 (Why is no real title available?)
- scientific article; zbMATH DE number 1903354 (Why is no real title available?)
- Partial-order methods for the verification of concurrent systems. An approach to the state-explosion problem
- Recoverability of Communication Protocols--Implications of a Theoretical Study
- Static Analysis
- Time, clocks, and the ordering of events in a distributed system
Cited in
(6)- Full simulation coverage for SystemC transaction-level models of systems-on-a-chip
- Transaction-level system modeling
- Facilitating the design of fault tolerance in transaction level SystemC programs
- Specification and encoding of transaction interaction properties
- A cycle-accurate transaction level SystemC model for a serial communication bus
- SPRINT: a tool to generate concurrent transaction-level models from sequential code
This page was built for publication: Full simulation coverage for SystemC transaction-level models of systems-on-a-chip
Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1041294)
