g-byte error control codes

MaRDI QIDQ7010395zbMATH OpenFDO

Authors S. Jain

Publication date 19 March 2025

Published in Journal of Analysis and Applications (Search for Journal in Brave)

Full work available at URL https://www.sasip.net/JAA_March_2025\Sapna.pdf

zbMATH Keywords

byte error control codescodes for semiconductor memories

Mathematics Subject Classification ID

Data encryption (aspects in computer science) (68P25) Coding and information theory (compaction, compression, models of communication, encoding schemes, etc.) (aspects in computer science) (68P30) Other types of codes (94B60)

Cites work

• A generalization of the single b-Bit byte error correcting and double bit error detecting codes for high-speed memory systems
• Byte-Oriented Error-Correcting Codes for Semiconductor Memory Systems
• Code Design for Dependable Systems
• Error-correcting codes for byte-organized memory systems
• Error-Correcting Codes with Byte Error-Detection Capability
• g-byte error control codes
• g-byte error correcting codes for semiconductor memories
• SEC-BED-DED Codes for Error Control in Byte-Organized Memory Systems
• Single Byte Error Correcting—Double Byte Error Detecting Codes for Memory Systems
• Uniform i-spotty-byte error control codes

Cited in

(1)

• g-byte error control codes

This page was built for publication: g-byte error control codes

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q7010395)