Generating VHDL source code from UML models of embedded systems

DOI10.1007/978-3-642-15234-4_13MaRDI QIDQ3163929zbMATH OpenOpenAlexFDO

Authors Tomás G. Moreira, Marco A. Wehrmeister, Carlos E. Pereira, Jean-François Pétin, Eric Levrat

Publication date 27 October 2010

Published in Distributed, Parallel and Biologically Inspired Systems (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1007/978-3-642-15234-4_13

zbMATH Keywords

embedded systemsintelligent maintenancesystem engineeringUML specificationVHDL code generation

Mathematics Subject Classification ID

Computer system organization (68M99) Control/observation systems involving computers (process control, etc.) (93C83)

Recommendations

• scientific article; zbMATH DE number 1956479
• scientific article; zbMATH DE number 2018579
• Generation of executable testbenches from natural language requirement specifications for embedded real-time systems
• scientific article; zbMATH DE number 1930753
• Model-based development of embedded systems: the SysWeaver approach

Cited in

(2)

• Generation of executable testbenches from natural language requirement specifications for embedded real-time systems
• scientific article; zbMATH DE number 1956479 (Why is no real title available?)

This page was built for publication: Generating VHDL source code from UML models of embedded systems

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q3163929)