High-level cache modeling for 2-D discrete wavelet transform implementations

DOI10.1023/A:1023244201750MaRDI QIDQ1405512zbMATH OpenOpenAlexFDO

Authors K. Masselos, Yiannis Andreopoulos, Peter Schelkens, Gauthier Lafruit, Jan Cornelis

Publication date 25 August 2003

Published in Journal of VLSI signal processing systems for signal, image and video technology (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1023/a:1023244201750

zbMATH Keywords

cache memoriestheoretical modelingdiscrete wavelet transform implementations

Mathematics Subject Classification ID

Coding and information theory (compaction, compression, models of communication, encoding schemes, etc.) (aspects in computer science) (68P30)

Recommendations

• A parallel implementation of the 2-D discrete wavelet transform without interprocessor communications
• scientific article; zbMATH DE number 1953326
• Cache miss analysis of WHT algorithms
• A novel FPGA architecture of a 2-D wavelet transform
• Efficient cache-based spatial combinative lifting algorithm for wavelet transform

Cited in

(1)

• Efficient cache-based spatial combinative lifting algorithm for wavelet transform

This page was built for publication: High-level cache modeling for 2-D discrete wavelet transform implementations

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1405512)