Hybrid Wordlength Optimization Methods of Pipelined FFT Processors

DOI10.1109/TC.2007.1059MaRDI QIDQ4564197zbMATH OpenFDO

Authors C. Y. Wang, Chih-Bin Kuo, Jing-Yang Jou

Publication date 12 June 2018

Published in IEEE Transactions on Computers (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1109/TC.2007.1059

Mathematics Subject Classification ID

Numerical mathematical programming methods (65K05) Numerical methods for discrete and fast Fourier transforms (65T50) Applications of mathematical programming (90C90)

Recommendations

• Fixed-Point Analysis and Parameter Optimization of the Radix-<formula formulatype="inline"><tex Notation="TeX">$2^{k}$</tex> </formula> Pipelined FFT Processor
• Implementation of Efficient FFT Algorithms on Fused Multiply- Add Architectures
• Scalable FFT processors and pipelined butterfly units
• Generic Multiphase Software Pipelined Partial FFT on Instruction Level Parallel Architectures
• An FFT performance model for optimizing general-purpose processor architecture
• Modified FFTs for Fused Multiply-Add Architectures

Cited in

(1)

• Fixed-Point Analysis and Parameter Optimization of the Radix-<formula formulatype="inline"><tex Notation="TeX">$2^{k}$</tex> </formula> Pipelined FFT Processor

This page was built for publication: Hybrid Wordlength Optimization Methods of Pipelined FFT Processors

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q4564197)