Hybrid cache analysis in running time verification of embedded software

DOI10.1023/A:1019734423460MaRDI QIDQ1857153zbMATH OpenFDO

Authors Fabian Wolf, Jan Staschulat, Rolf Ernst

Publication date 17 February 2003

Published in Design Automation for Embedded Systems (Search for Journal in Brave)

Full work available at URL https://doi.org/10.1023/A:1019734423460

zbMATH Keywords

Cache analysistiming analysisworst-case execution-time

Mathematics Subject Classification ID

Theory of software (68N99) Computing methodologies and applications (68U99)

Recommendations

• scientific article; zbMATH DE number 1249731
• Verification of embedded systems based on interval analysis
• Scalable and precise refinement of cache timing analysis via path-sensitive verification
• Correct Hardware Design and Verification Methods
• Path sensitive cache analysis using cache miss paths

This page was built for publication: Hybrid cache analysis in running time verification of embedded software

Report a bug (only for logged in users!)Click here to report a bug for this page (MaRDI item Q1857153)