A nonlinear optimization methodology for VLSI fixed-outline floorplanning (Q1016045)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A nonlinear optimization methodology for VLSI fixed-outline floorplanning |
scientific article; zbMATH DE number 5550479
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | A nonlinear optimization methodology for VLSI fixed-outline floorplanning |
scientific article; zbMATH DE number 5550479 |
Statements
A nonlinear optimization methodology for VLSI fixed-outline floorplanning (English)
0 references
4 May 2009
0 references
circuit layout design
0 references
VLSI floorplanning
0 references
facility layout
0 references
combinatorial optimization
0 references
global optimization
0 references
convex programming
0 references
0 references
0 references
0.8476222157478333
0 references
0.7970594167709351
0 references
0.7648093104362488
0 references
0.7565814852714539
0 references
