An optimal and processor efficient parallel sorting algorithm on a linear array with a reconfigurable pipelined bus system (Q1040952)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 5639630
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | An optimal and processor efficient parallel sorting algorithm on a linear array with a reconfigurable pipelined bus system |
scientific article; zbMATH DE number 5639630 |
Statements
An optimal and processor efficient parallel sorting algorithm on a linear array with a reconfigurable pipelined bus system (English)
0 references
27 November 2009
0 references
sorting
0 references
parallel algorithms
0 references
optical interconnection
0 references
parallel computing
0 references
0.8114957213401794
0 references
0.8060765266418457
0 references
0.7734742164611816
0 references
