An optimal and processor efficient parallel sorting algorithm on a linear array with a reconfigurable pipelined bus system (Q1040952)
From MaRDI portal
scientific article
| Language | Label | Description | Also known as |
|---|---|---|---|
| English | An optimal and processor efficient parallel sorting algorithm on a linear array with a reconfigurable pipelined bus system |
scientific article |
Statements
An optimal and processor efficient parallel sorting algorithm on a linear array with a reconfigurable pipelined bus system (English)
0 references
27 November 2009
0 references
sorting
0 references
parallel algorithms
0 references
optical interconnection
0 references
parallel computing
0 references
