A graph theoretical approach for the yield enhancement of reconfigurable VLSI/WSI arrays (Q1276972)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: A graph theoretical approach for the yield enhancement of reconfigurable VLSI/WSI arrays |
scientific article; zbMATH DE number 1247552
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | A graph theoretical approach for the yield enhancement of reconfigurable VLSI/WSI arrays |
scientific article; zbMATH DE number 1247552 |
Statements
A graph theoretical approach for the yield enhancement of reconfigurable VLSI/WSI arrays (English)
0 references
2 February 1999
0 references
circuit placement
0 references
circuit reconfiguration problem
0 references
pebbles
0 references
0.745427668094635
0 references
0.7178579568862915
0 references
