Scheduling complete intrees on two uniform processors with communication delays (Q1349970)
From MaRDI portal
!
This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use the normal view instead:
scientific article; zbMATH DE number 983843
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Scheduling complete intrees on two uniform processors with communication delays |
scientific article; zbMATH DE number 983843 |
Statements
Scheduling complete intrees on two uniform processors with communication delays (English)
0 references
27 February 1997
0 references
Parallel algorithms
0 references
Parallelism
0 references
Scheduling
0 references
Intrees
0 references
Uniform processors
0 references
0.8714816570281982
0 references
0.8549537658691406
0 references
0.8430625796318054
0 references
0.8349443674087524
0 references
