An application of Hopfield networks to worst-case power analysis of RT-level VLSI systems (Q1388293)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: An application of Hopfield networks to worst-case power analysis of RT-level VLSI systems |
scientific article; zbMATH DE number 1162207
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | An application of Hopfield networks to worst-case power analysis of RT-level VLSI systems |
scientific article; zbMATH DE number 1162207 |
Statements
An application of Hopfield networks to worst-case power analysis of RT-level VLSI systems (English)
0 references
11 June 1998
0 references
digital VLSI systems
0 references
0.8379993
0 references
