Constructing \(H\)4, a fast depth-size optimal parallel prefix circuit (Q1402306)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Constructing H4, a fast depth-size optimal parallel prefix circuit |
scientific article; zbMATH DE number 1967869
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Constructing \(H\)4, a fast depth-size optimal parallel prefix circuit |
scientific article; zbMATH DE number 1967869 |
Statements
Constructing \(H\)4, a fast depth-size optimal parallel prefix circuit (English)
0 references
20 August 2003
0 references
depth
0 references
depth-size optimal
0 references
fan-out
0 references
parallel algorithms
0 references
prefix circuits
0 references
size optimal
0 references
0.89910054
0 references
0.8981622
0 references
0.88692343
0 references
0.8705045
0 references
0.8574285
0 references
0.84270394
0 references
0.8260978
0 references
