Performance evaluation of FPGA-controlled DSTATCOM for load compensation (Q1639416)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Performance evaluation of FPGA-controlled DSTATCOM for load compensation |
scientific article; zbMATH DE number 6886844
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Performance evaluation of FPGA-controlled DSTATCOM for load compensation |
scientific article; zbMATH DE number 6886844 |
Statements
Performance evaluation of FPGA-controlled DSTATCOM for load compensation (English)
0 references
12 June 2018
0 references
DSTATCOM
0 references
FPGA
0 references
induction machine
0 references
power quality
0 references
VHDL
0 references
voltage source inverter
0 references
0.7171615958213806
0 references
0.7073027491569519
0 references
0.7016012072563171
0 references
0.6938488483428955
0 references
