Formal verification of masked hardware implementations in the presence of glitches (Q1648840)
From MaRDI portal
 | This is the item page for this Wikibase entity, intended for internal use and editing purposes. Please use this page instead for the normal view: Formal verification of masked hardware implementations in the presence of glitches |
scientific article; zbMATH DE number 6900707
| Language | Label | Description | Also known as |
|---|---|---|---|
| default for all languages | No label defined |
||
| English | Formal verification of masked hardware implementations in the presence of glitches |
scientific article; zbMATH DE number 6900707 |
Statements
Formal verification of masked hardware implementations in the presence of glitches (English)
0 references
9 July 2018
0 references
masking
0 references
formal verification
0 references
threshold implementations
0 references
hardware security
0 references
side-channel analysis
0 references
private circuits
0 references
0.8308169841766357
0 references
0.8181726336479187
0 references
0.8143343925476074
0 references
0.8007550239562988
0 references
0.7999768853187561
0 references
